REMARKS/ARGUMENTS

Request for Continued Examination:

    The applicant respectfully requests continued examination of the above-indicated application as per 37 CFR 1.114.

Claims 12, 13 are rejected under 35 USC 103a as being unpatentable over Hoshi et al (US 7,197,231 B2) and further in view of Xue et al. (US 6,711,181 B1); and Claims 1, 2 are rejected under 35 USC 103a as being unpatentable over Hoshi et al (US 7,197,231 B2) and Xue et al. (US 6,711,181 B1) as applied to claim 12 above, and further in view of Ihara (US 7,199,891 B1).

    Applicant has amended independent claims 1 and 12 to include the limitations that the incoming bit-stream is a DV stream having data in frame (DIF) blocks, and that checking the incoming bit-stream for errors is done by checking the DIF blocks in the DV stream. No new matter is entered. In particular, please refer to paragraph [0031] as originally filed stating the incoming bit-stream outputted by the interface module is the DV_DATA – "The DV demuxer 704 is directly connected to the interface module 702 for receiving the incoming bit-stream DV_DATA". Also, the same paragraph discloses that the DV stream includes DIF blocks – "the DV demuxer 704 de-multiplexes received DIF blocks 330 in the incoming bit-stream DV_DATA". Paragraph [0033] states, "To further check for errors, the data extractor 704a compares a received block number order of the received blocks 330 in the incoming bit-stream with the predetermined order shown in FIG. 4". The applicant points out that the data extractor 704a is a part of the DV demuxer 704 (see Figure 7), and that the received blocks 330 are data in frame (DIF) blocks as is shown in Figure 4.

    Concerning the patentability of currently amended independent claims 1 and 12 with respect to the cited references, firstly, in the Office action of 03/21/2008, the Examiner admitted that "Hoshi et al fail to teach checking the incoming bit-stream for error". However, in the response to applicant's arguments point #4, the Examiner stated "column 2, line 66- column 3, line 29 of Xue et al teach checking if the incoming bit contains empty or non-empty CIP packet. The examiner considers the empty CIP packet as an

error". However, the applicant notes that checking for an empty CIP packet is different than that claimed in currently amended claims 1 and 12. In particular, currently amended claims 1 and 12 specifically claim that the incoming bit-stream is a DV stream, not a CIP packet as is disclosed by Xue et al., and currently amended claims 1 and 2 claim checking

5   DIF blocks in the DV stream, not checking if the CIP packet is empty as is disclosed by Xue et al. Applicant also points out that a CIP packet is not equivalent or similar to a DV stream having DIF blocks. For example, a CIP packet is shown in Figure 2 of the present application and does not contain any DIF blocks. More information about the CIP packet and the various fields is described in paragraph [0008] of the present invention, and the

10 applicant again notes that DIF blocks are not a part of the CIP packet. Instead, Figure 3 of the present invention shows a DV frame having DIF blocks 310 contained in a DV stream, which is what is outputted by the interface module of the present invention as is claimed in claims 1 and 12.

   Secondly, in the same Office action, in the response to applicant's arguments point

15 #5, the Examiner stated, "Applicant also argues, on pages 11-12 of the remark, that the magnetic tape for the recording/reproducing processing circuit 216 is not the same as the memory. … The tape has the same functionality as the 'memory' as claimed, which is 'for storing video blocks and audio blocks'. Therefore, the examiner also considers the tape as the memory as claimed." However, the applicant respectfully disagrees. In fact,

20 the applicant's previous argument was not that a tape is not a memory, but instead that Hoshi et al. does not teach "storing the video blocks and audio blocks in a memory", as is claimed by the present invention in claims 1 and 12. The Examiner asserts that the tape of Hoshi et al. is "for storing video blocks and audio blocks", however, this is not true. Hoshi et al. in fact teaches it is for storing "resultant data" being different than the audio and

25 video blocks output by the de-multiplexer 203. Specifically, the processing circuit 216 is described by Hoshi et al. in col 5, lines 27-33 as "The recording / reproducing processing circuit 216 performs processing necessary for recording, such as synchronization, addition of IDs and the like, error-correcting encoding, digital modulation and the like, for the image data D1 and the sound data D2 input from the demultiplexer 203, and outputs

30 resultant data to a recording / reproducing circuit 217." (emphasis added) The applicant

notes that the incoming audio and video blocks are interpreted by the Examiner to be the image data D1 and the sound data D2 output by the demultiplexer 203. This is because the Examiner stated Hoshi et al. teach the de-multiplexing step of claim 12 by the demultiplexer 203, specifically stating, "the TS is de-multiplexed into video and audio

5   and output to the video decoder and audio decoder separately". However, the applicant points out that demultiplexed video and audio is not stored directly by Hoshi et al. Instead, there is an extra recoding / reproducing processing circuit 216 between the audio and video blocks and the recoding / reproducing circuit 217, which was interpreted to be the memory of the present invention by the Examiner. The applicant is arguing that this extra

10   processing of "synchronization, addition of Ids and the like, error-correcting encoding, digital modulation and the like" that is performed on the audio and video blocks changes the audio and video blocks into "resultant data", as is taught by Hoshi et al. This resultant data is different than the audio and video blocks outputted by the de-multiplexer 203. Therefore, Hoshi et al. do not store the audio and video blocks into a memory as is

15   claimed by the present invention.

In summary, for at least the reason that Xue et al. only disclose checking for an empty CIP packet and not for checking DIF blocks in the incoming DV bit-stream to check for errors, and additionally for the reason that Hoshi et al. does not teach storing the video and audio blocks in a memory, the applicant asserts that independent claims 1 and

20   12 should be found allowable with respect to the cited references. Reconsideration of claims 1 and 12 is respectfully requested. Claims 2-11 and 13-23 are dependent on claims 1 and 12, respectfully, and should therefore be found allowable for at least the same reasons.

25   **Claims 3, 4, 5 and 11 are rejected under 35 USC 103a as being unpatentable over Hoshi et al. (US 7,197,231 B2), Xue et al. (US 6,711,181 B1) and Ihara (US 7,199,891 B1) as applied to claims 1, 2 above, and further in view of Okamori (US 2003/0,053,486 A1) and Tan et al. (US 5,959,684).**

As mentioned above, claims 3, 4, 5, and 11 are dependent on claim 1, and should

30   therefore be found allowable for at least the same reasons provided above for claim 1.

Claims 14, 16, 17, 15, and 23 are rejected under 35 USC 103a as being unpatentable over Hoshi et al. (US 7,197,231 B2) and Xue et al. (US 6,711,181 B1) as applied to claims 12 and 13 above, and further in view of Okamori (US 2003/0,053,486 A1) and

5   **Tan et al. (US 5,959,684).**

As mentioned above, claims 14, 16, 17, 15, and 23 are dependent on claim 12, and should therefore be found allowable for at least the same reasons provided above for claim 12.

10   **Allowable subject matter – Claims 6-10 and 18-22 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.**

Applicant thanks the Examiner for the indication of the allowance of claims 6-10

15   and 18-22. Because the applicant believes the base claims 1 and 12 should not be found rejected for the above stated reasons, applicant has not rewritten claims in 6-10 and 18-22 in independent form.

Conclusion:

20   Thus, all pending claims are submitted to be in condition for allowance with respect to the cited art for at least the reasons presented above. The Examiner is encouraged to telephone the undersigned if there are informalities that can be resolved in a phone conversation, or if the Examiner has any ideas or suggestions for further advancing the prosecution of this case.

25

Sincerely yours,

Date: 05/05/2008

Winston Hsu, Patent Agent No. 41,526

5   P.O. BOX 506, Merrifield, VA 22116, U.S.A.

Voice Mail: 302-729-1562

Facsimile: 806-498-6673

e-mail : winstonhsu@naipo.com

10   Note: Please leave a message in my voice mail if you need to talk to me. (The time in
D.C. is 12 hours behind the Taiwan time, i.e. 9 AM in D.C. = 9 PM in Taiwan.)